


LAYER 1 : TOP
 LAYER 2 : SGND
 LAYER 3 : IN1
 LAYER 4 : VCC
 LAYER 5 : IN2
 LAYER 6 : IN3
 LAYER 7 : SGND2
 LAYER 8 : BOT

- VCC_CORE
- +1.5V
 - +1.05V
 - +1.25V
 - +1.8VSUS
 - +1.8V
 - +3VPCU
 - +3V_S5
 - +3VSUS
 - +3V
 - +5VPCU
 - +5V_S5
 - +5V
 - +SMDDR_VTERM
 - +SMDDR_VREF


TE1 Block Diagram



PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD17	INTA#	OZ129T
REQ1# / GNT1#	AD18	INTC#	CB1410


BTO BOM OPTION
 IV@ : UMA
 FV@ : VGA/B
 CB@ : CARD BUS
 GS@ : G-SENSOR
 NEW@ : NEW CARD
 LCD@ : LCD TYPE PANEL
 LED@ : LED TYPE PANEL
 CIR@ : CIR

Clock Generator




BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz




Clock Gen I2C



Quanta Computer Inc.
PROJECT : TEL


Size: Document Number: **CLK_GEN / CK505** Rev: 1A
 Date: Wednesday, January 23, 2008 Sheet: 2 of 41

NB (HOST)




HOST

965GM : AJSLA5T0T20
 965PM : AJSLA5U0T25
 960GML : AJSLA5V0T09

 **Quanta Computer Inc.**
PROJECT : TE1

Size	Document Number	Rev
	GMCH HOST(1 of 7)	1A
Date:	Wednesday, January 23, 2008	Sheet 5 of 41



NB(Memory controller)

(13) M_A_DQ[63:0]

U29D	
M A DQ0	AR43
M A DQ1	AW44
M A DQ2	BA45
M A DQ3	AY46
M A DQ4	AR41
M A DQ5	AR45
M A DQ6	AT42
M A DQ7	AW47
M A DQ8	BA45
M A DQ9	BF48
M A DQ10	BG47
M A DQ11	BJ45
M A DQ12	BE47
M A DQ13	BG50
M A DQ14	BH49
M A DQ15	BE45
M A DQ16	AW43
M A DQ17	BE44
M A DQ18	BG42
M A DQ19	BE40
M A DQ20	BF44
M A DQ21	BH45
M A DQ22	BG40
M A DQ23	BF40
M A DQ24	AR40
M A DQ25	AT39
M A DQ26	AW36
M A DQ27	AW41
M A DQ28	AY41
M A DQ29	AV38
M A DQ30	AT38
M A DQ31	AV13
M A DQ32	AT13
M A DQ33	AW11
M A DQ34	AV11
M A DQ35	AU15
M A DQ36	AT11
M A DQ37	BA13
M A DQ38	BA11
M A DQ39	BE10
M A DQ40	BD10
M A DQ41	BD8
M A DQ42	AY9
M A DQ43	BG10
M A DQ44	AW9
M A DQ45	BD7
M A DQ46	BB9
M A DQ47	BS5
M A DQ48	AY7
M A DQ49	AT5
M A DQ50	AT7
M A DQ51	AY6
M A DQ52	BS7
M A DQ53	AR5
M A DQ54	AR8
M A DQ55	AR9
M A DQ56	AN3
M A DQ57	AM8
M A DQ58	AN10
M A DQ59	AT9
M A DQ60	AN9
M A DQ61	AM9
M A DQ62	AN11
M A DQ63	AN11

DDR SYSTEM MEMORY A

SA_BS_0	BB19	M A BS#0 (12,13)
SA_BS_1	BK19	M A BS#1 (12,13)
SA_BS_2	BF19	M A BS#2 (12,13)
SA_BS_2	BL17	M A CAS# (12,13)
SA_CAS#	BL17	M A CAS# (12,13)
SA_DM_0	AT45	M A DM0
SA_DM_1	BD44	M A DM1
SA_DM_2	BD42	M A DM2
SA_DM_3	AW38	M A DM3
SA_DM_4	AW13	M A DM4
SA_DM_5	BG8	M A DM5
SA_DM_6	AY5	M A DM6
SA_DM_7	AN6	M A DM7
SA_DM_14	AT46	M A DOS0
SA_DM_15	BE48	M A DOS1
SA_DM_16	BH49	M A DOS2
SA_DM_17	BC37	M A DOS3
SA_DM_18	BB16	M A DOS4
SA_DM_19	BH6	M A DOS5
SA_DM_20	BS2	M A DOS6
SA_DM_21	AP3	M A DOS7
SA_DM_22	AT47	M A DOS#0
SA_DM_23	BD47	M A DOS#1
SA_DM_24	BC41	M A DOS#2
SA_DM_25	BA37	M A DOS#3
SA_DM_26	BA16	M A DOS#4
SA_DM_27	BH7	M A DOS#5
SA_DM_28	BC1	M A DOS#6
SA_DM_29	AP2	M A DOS#7
SA_DM_30	BA19	M A A[13:0] (12,13)
SA_MA_0	BJ19	M A A0
SA_MA_1	BD20	M A A1
SA_MA_2	BK27	M A A2
SA_MA_3	BH28	M A A3
SA_MA_4	BL24	M A A4
SA_MA_5	BK28	M A A5
SA_MA_6	BJ27	M A A6
SA_MA_7	BJ25	M A A7
SA_MA_8	BL28	M A A8
SA_MA_9	BA28	M A A9
SA_MA_10	BC19	M A A10
SA_MA_11	BE28	M A A11
SA_MA_12	BG30	M A A12
SA_MA_13	BJ16	M A A13
SA_RAS#	BE18	M A_RAS# (12,13)
SA_RCVEN#	AY20	TP_SA_RCVEN#
SA_WE#	BA19	M A_WE# (12,13)

CRESTLINE_1p0

(13) M_B_DQ[63:0]

U29E	
M B DQ0	AP49
M B DQ1	AR51
M B DQ2	AW50
M B DQ3	AW51
M B DQ4	AN50
M B DQ5	AN50
M B DQ6	AV50
M B DQ7	AV49
M B DQ8	BA50
M B DQ9	BB50
M B DQ10	BA49
M B DQ11	BE50
M B DQ12	AY51
M B DQ13	AY49
M B DQ14	BF50
M B DQ15	BF49
M B DQ16	BJ50
M B DQ17	BJ44
M B DQ18	BJ43
M B DQ19	BL43
M B DQ20	BK47
M B DQ21	BK49
M B DQ22	BK43
M B DQ23	BK42
M B DQ24	BJ41
M B DQ25	BL41
M B DQ26	BJ37
M B DQ27	BJ36
M B DQ28	BK41
M B DQ29	BJ40
M B DQ30	BL35
M B DQ31	BK35
M B DQ32	BK13
M B DQ33	BE11
M B DQ34	BK11
M B DQ35	BC13
M B DQ36	BC13
M B DQ37	BE12
M B DQ38	BC12
M B DQ39	BG12
M B DQ40	BJ10
M B DQ41	BL9
M B DQ42	BK5
M B DQ43	BL5
M B DQ44	BK9
M B DQ45	BK10
M B DQ46	BJ8
M B DQ47	BJ6
M B DQ48	BF4
M B DQ49	BH5
M B DQ50	BG1
M B DQ51	BC2
M B DQ52	BK3
M B DQ53	BE4
M B DQ54	BD3
M B DQ55	BJ2
M B DQ56	BA3
M B DQ57	BB3
M B DQ58	AR1
M B DQ59	AT3
M B DQ60	AY2
M B DQ61	AY3
M B DQ62	AU2
M B DQ63	AT2

DDR SYSTEM MEMORY B

SB_BS_0	AY17	M B BS#0 (12,13)
SB_BS_1	BG18	M B BS#1 (12,13)
SB_BS_2	BG36	M B BS#2 (12,13)
SB_BS_2	BE17	M B CAS# (12,13)
SB_CAS#	BE17	M B CAS# (12,13)
SB_DM_0	AR50	M B DM0
SB_DM_1	BD49	M B DM1
SB_DM_2	BK45	M B DM2
SB_DM_3	BL39	M B DM3
SB_DM_4	BH12	M B DM4
SB_DM_5	BJ7	M B DM5
SB_DM_6	BF3	M B DM6
SB_DM_7	AW2	M B DM7
SB_DM_14	AT50	M B DOS0
SB_DM_15	BD50	M B DOS1
SB_DM_16	BK48	M B DOS2
SB_DM_17	BK39	M B DOS3
SB_DM_18	BJ12	M B DOS4
SB_DM_19	BL7	M B DOS5
SB_DM_20	BE2	M B DOS6
SB_DM_21	AV2	M B DOS7
SB_DM_22	AU50	M B DOS#0
SB_DM_23	BC50	M B DOS#1
SB_DM_24	BL45	M B DOS#2
SB_DM_25	BE2	M B DOS#3
SB_DM_26	BK12	M B DOS#4
SB_DM_27	BK7	M B DOS#5
SB_DM_28	BF2	M B DOS#6
SB_DM_29	AV3	M B DOS#7
SB_DM_30	BC18	M B A0
SB_DM_31	BG28	M B A1
SB_DM_32	BG25	M B A2
SB_DM_33	AW17	M B A3
SB_DM_34	BE25	M B A4
SB_DM_35	BE25	M B A5
SB_DM_36	BA29	M B A6
SB_DM_37	BC28	M B A7
SB_DM_38	AY28	M B A8
SB_DM_39	BD37	M B A9
SB_DM_40	BG17	M B A10
SB_DM_41	BE37	M B A11
SB_DM_42	BA39	M B A12
SB_DM_43	BG13	M B A13
SB_MA_0	AV16	M B_RAS# (12,13)
SB_MA_1	AY18	TP_SB_RCVEN#
SB_MA_2	AY18	T14
SB_MA_3	BC17	M B_WE# (12,13)


CRESTLINE_1p0




Quanta Computer Inc.
PROJECT : TE1

Size	Document Number	Rev
	MCH DDR(3 of 7)	1A
Date:	Wednesday, January 23, 2008	Sheet 7 of 41

NB(Power-1)





Quanta Computer Inc.
PROJECT : TE1

Size	Document Number	Rev
	GMCH Power-1(4 of 7)	1A
Date:	Wednesday, January 23, 2008	Sheet 8 of 41

Strap table(base on checklist Ver1.6)

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal

CFG[17:3] Have internal Pull-up

CFG[18:19] Have internal Pull-down

Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	Intel? Management Engine Crypto strap	0 = Intel? Management Engine Crypto Transport Layer.Security (TLS) cipher suite with no confidentiality 1 = Intel Management Engine Crypto TLS Cipher Suite with confidentiality (default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE is operation(Default) 1 = SDVO and PCIE are operating simultaneously via the PEG port

DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMIX4(Default)
-----------	---------------------------------------




DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--



XOR /ALLz /Clock Un-gating

MCH_CFG_2	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--



SDVO Present

Strap define at External HDMI control page

FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---




SDVO/PCIE Concurrent operation

MCH_CFG_20	Low = Only SDVO or PCIE is operational(Default) High = SDVO and PCIE are operating simultaneously via the PEG port
------------	---




DDRII A CHANNEL



M_A_A[13..0] M_A_A[13..0] (7,13)
 M_B_A[13..0] M_B_A[13..0] (7,13)





DDRII B CHANNEL




Place one cap close to every 2 pull-up resistor terminated to SMDDR_VTERM






SB-PCIE/USB/DMI









A16 SWAP Override strap




ICH8M Boot BIOS select


PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC



SB-PCI








REQO# / GNT0#	IDSEL	INTERRUPT	DEVICE
REQ1# / GNT1#	AD17	INTA#	OZ129T
REQ2# / GNT2#	AD20	INTC#	CB1410



Quanta Computer Inc.
PROJECT : TE1



Size	Document Number	Rev
	ICH8M PCIE(2 of 4)/ BIOS	1A
Date:	Wednesday, January 23, 2008	Sheet 15 of 41

SB-GPIO




No Reboot strap


SPKR	Low = Default High = No Reboot
------	-----------------------------------




D3A
Change Board ID3 to ID detect and modify Low Cost board detect

Board ID	ID4	ID3	ID2	ID1	ID0	M/L	FM
NEW CARD CARD BUS					H L		
CCFL Panel LED Panel				H L			
W/ G-SENSOR W/O G-SENSOR			H L				
Main stream ID Low Cost ID		H L					
W/ HDMI W/O HDMI		H L					
W/O Low Cost board W Low Cost					H L		
W/O FM W FM						H L	






VGA/B conn




Quanta Computer Inc.
PROJECT : TE1

Size	Document Number	Rev
	VGA CONNECTOR	1A
Date:	Wednesday, January 23, 2008	Sheet 18 of 41


Panel source




HALL Sensor




CAMERA Module




Panel Power




LED Panel Drive IC






TOSHIBA LED Panel Module




LCD Panel Module



CRT



HOLE




Quanta Computer Inc.

PROJECT : TEL


Size	Document Number	Rev
	CRT	1A
Date:	Wednesday, January 23, 2008	Sheet 20 of 41

965GM	G33, G35 (others)
R5918	4.7K 7.5K
R5919	4.7K 7.5K
R5920	27K 23.2K
R5921	27K 23.2K




ODD

5VDD (RUN) : 1A




SATA HDD

5VDD (RUN) : 1.8A



G SENSOR



FS (Full Scale) selection

FS	0	1
	2g Full-Scale	6g Full-Scale

PD (Power Down) selection

PD	0	1
	Normal Mode	Power-down mode

HDPDP selection





HDPDP	0	1
	Normal Mode	Power-down mode

Quanta Computer Inc.
PROJECT : TE1








Size	Document Number	Rev
	SATA/PATA/G-SENSOR	1A
Date	Tuesday, February 05, 2008	Sheet 22 of 41

ENE1410 AJ014100T41

ID Select : AD18
 Interrupt Pin : INTC#
 Request Indicate : REQ1#
 Grant Indicate : GNT1#



(15,24) AD31_0




Quanta Computer Inc.


PROJECT : TEL

OZ129 for Cardreader+1394


ID Select : AD17
 Interrupt Pin : INTA#
 Request Indicate : REQ0#
 Grant Indicate : GNT0#




5 IN 1 Card reader





1394



MINI Card 1 U&D 5.6H_WLAN




1.5V_VOC(BRN) 0.5A
3.3V_VOC(BRN) 1A
3.3V_AUX(S5) 0.055A




MINI Card 3 U 9H_HD-DVD

1.5V_VOC(BRN) 0.5A
3.3V_VOC(BRN) 1A




MINI Card 2
U 5.6H_ROBSON
D 7.5H_HD-DVD

1.5V_VOC(BRN) 0.5A
3.3V_VOC(BRN) 1A




MINI Card 4-D/Robson




Remark1:TV-Robson or HD-DVD-Robson or TV-HD-DVD for DVA 207
Remark2:TV is just for DVA(13')

	UMA	Discrete
1	WLAN	WLAN
2	Robson	HD-DVD
3	HD-DVD or Robson	N.C
4	N.C	Robson


INT Keyboard





TP Board




RJ45/USB board




LED Board




MMB




Bluetooth Module Conn




Felica




FP Board



D3A



Power board




Quanta Computer Inc.
PROJECT : TE1


Size Document Number
New Card/Keyboard/WTB Rev 1A

Date: Wednesday, February 13, 2008 Sheet 26 of 41


New card (BTO)




USB




USB




W-LAN&BT LED





Satellite LED



PC-BEEP









PROJECT : BU2/B01
Quanta Computer Inc.

Size	Document Number	Rev
	SYSTEM 5V/3V (ISL6237)	1D
Date:	Tuesday, February 05, 2008	Sheet 32 of 41





OCP=12.17A


$$R_{ds} * OCP = R_{ILIM} * 20 \mu A$$

$$V_{OUT} = (1 + R_2/R_3) * 0.75$$

$$T_{ON} = 3.85 p * R_{TON} * V_{out} / (V_{in} - 0.5)$$


$$Frequency = V_{out} / (V_{in} * T_{ON})$$

AO1412 R_{ds}=4.6mOhm
 12.17A OCP --- OC=2.8K(CS22803F914)





$$(10u * PR35) / R_{dson} + \Delta I / 2 = I_{ocp}$$





10/29 change



$$R1 = (100 * V_{out} - R2) K$$

if tune Vout PR38 un-mount, PR156 PR165 mount





Model	REV	DATE	CHANGE LIST	NOTE
TE1	01	20070824	FIRST RELEASED : 20070824	
	A1A	20070927	FIRST RELEASED : 20070927	
	B2A		<p>Page 22 : U31 for G-sensor SKU must stuff, and add GS@ for BOM clear.</p> <p>Page 22 : Change Y4/C476/C485 Value from * to **, because Sensor function default not need that.</p> <p>Page 3/14 : Q6/Q9/Q33 BA039040039 change to BA0390400H0 for before BA039040039 cause RTC charger issue</p> <p>Page 28 : Change SW1 to short PAD for debug only</p> <p>Page 19 : For LED Panel C9/R10 always reserve</p> <p>Page 14/28 : Y1/Y6 shortage issue change from BG332768909 to BG332768224</p> <p>Page 3 : R81 stuff 10K for OD pin</p> <p>Page 31 : CN21 BOM error, change DFHD07MR000 to DFHD14MS011</p> <p>Page 17 : C540/C606/C289 CH6102ME904(EOL) change to CH6102M1909</p> <p>Page 22 : U34 G-sensor P/N change same as BU1 from AL021174C00 to AR0BU1R0000</p> <p>Page 21 : ESD1/ESD2/ESD3 always reserve for ESD solution, Change value to **</p> <p>Page 18 : CN31/R471/R459/C530/C531/C553/C552/C486/R453/R457/R452/R458 add EV@</p> <p>Page 27 : CN15(New card) change PCB Footprint to "ncard-13180151-u-26p-1"</p> <p>Page 27 : U17 Value change from NEW@OZ27C10LN-B1 to NEW@OZ27C10LN-C1, Let P/N and Value match.</p> <p>Page 21 : U11 P/N error, so change to "new part number" avoid before use error BOM, U11 reserve for sil1392.</p> <p>Page 21 : U12 Value add IHM@ to BOM clear, To avoid BOM build error.</p> <p>Page 21 : U9 Value must modify from "CEC@R5F211A4SP to CEC@R5F211A4SP, To clear BOM.</p> <p>Page 25 : CN27/CN34 MINI Card clock connect error, CN27 must connect to CLK_PCIE_MINI3/3#, CN34 must connect to CLK_PCIE_MINI2/2#.</p> <p>Page 24/25 : C261/C246 must stuff, Before NC for A-test layout issue only.</p> <p>Page 3 : RP45 Value add NEW@ for new card clock BOM clear and better EMI result.</p> <p>Page 2 : R226 Value add "CB@" for PCMCIA clock BOM clear and better EMI result.</p> <p>Page 31 : PL6 Change PCB Footprint to "CHOKE-PCMC0631-3R3MN-BD3A" for SMT issue.</p> <p>Page 19 : U1 add pin27 to GND to meet PCB Footprint.</p> <p>Page 20 : U25 Pin3/Pin5 SWAP for layout smooth</p> <p>Page 30 : Del FM interface, Move to LAN/B and Del C400.</p> <p>Page 26 : LAN/B CONN change to 30pin(BL121-30R-30P-L-TE1, DFFC30FR009), and add FM interface</p> <p>Page 22 : C31 change Footprint from 7343 to 3528 for placement no space for EC Xtal move.</p> <p>Page 26 : CN13 Change Footprint to 88060-12001-12P-L for ME assembly issue.</p> <p>Page 28 : U42(CIR) Change PCB Footprint for SMT suggestion, And change P/N from BEBK0076200 to BEBK0038200</p> <p>Page 29/30 : HP AMP NC, Reserve only.</p> <p>Page 26 : Del R103, TP(Mainstream/low cost control by TP/B)</p> <p>Page 15/27 : Add R592/R593 for USB port match OC port</p> <p>Page 21 : Add R103/R594/Q46/Q47/R600/R601 for CEC level shift(BOI mail), And adjust net name for ESD protect ESD1 close to connector.</p> <p>Page 29 : Reserve R595--R598 for Audio WHQL issue, (Can not multite stream when FM not support.</p> <p>Page 27 : LED1/LED2 change type for ME, And modify LED4 Winax LED circuit</p> <p>Page 20 : HOLE 16 add GND for ESD</p> <p>Page 21 : Del D13/R115/R116/D14 same as BL55</p> <p>Page 28 : EC del MMB(10pin)LED0#/1#/2# And move BT_EN/CRT_SENSE#</p> <p>Page 26 : CN2 modify Footprint to BL123-06R-6P-L-BL5, P/N to DFFC06FR336</p> <p>Page 26 : CN4 modify Footprint to BL123-04R-4P-L-BL5, P/N to DFFC04FR012, And SWAP pin list for different Footprint</p> <p>Page 26 : CN11/CN14 modify Footprint to BL121-06R-6P-L-BL5, P/N to DFFC06FR003.</p> <p>Page 25 : CN8 modify Footprint to BL123-14R-14P-L-TE1, P/N to DFFC14FR009.</p> <p>Page 22 : CN19 change HDD Footprint to SATA-070820-QU001-22P-R-TE1</p> <p>Page 2 : C231/C234 for Y3 TXC measurement suggestion change from 33p to 30p</p> <p>Page 24 : C580/C575 for Y3 TXC measurement suggestion change from 10p to 15p</p> <p>Page 20 : Del HOLE3 for ME request</p> <p>Page 26/28 : Add LOM_DISABLE# for LAN power consumption</p> <p>Page 2 : Change R214/R211 from 33ohm to 47ohm for EA fail.</p> <p>Page 29 : CN30 use same parts for BOI project, Change to SCY DFWF04MS002.</p> <p>Page 20 : HOLE14/HOLE18 modify footprint for new card move 2mm for BOI request.</p> <p>Page 27 : Kill switch(SW2) change part for ME request, P/N is DHLLSS12P07</p> <p>Page 14 : RTC Circuit R455/R456/R449/R450 follow standar circuit value(Eric Lee)</p> <p>Page 13 : CN24 Change Footprint from DDR-C-292564-200P to DDR-C-292564-200P-TE1 for connector fixed pad not meet Footprint.</p> <p>Page 15/25 : Not support TV, Del USB8 and add T71/T73/T74/T75</p> <p>Page 24 : C542 stuff 22p for EMI issue.</p> <p>Page 29 : Add R517/R518 0 ohm for EMI issue.</p> <p>Page 20 : +5V/VIN add 0.1u to shape for EMI issue</p> <p>Page 17 : SB CAP cost down C579/C267</p> <p>Page 8/9 : NB CAP cost down C118/C458/C88/C155/C403/C149/C443/C436</p> <p>Page 2 : CLK CAP cost down C541</p> <p>Page 24 : Card reader cost down, del 0 ohm</p> <p>Page 19 : C16 change BOM/Footprint from CH6101M9905 to CH61001ME96 for cost down</p> <p>Page 27 : C262/C266/C84 change BOM/Footprint from CH5472K9A02 to CH5471M9907 for cost down</p>	



Quanta Computer Inc.
PROJECT : TE1

Model	REV	DATE	CHANGE LIST	NOTE	
TE1	B2A		<p>Page2429 : C567/C338/C610/C605 change BOM from CH5102K9B06 to CH5101K9B01 for cost down</p> <p>Page?? : C596/C261/C607/C321/C482/C532/C201/C583/C582/C345/C626/C325/C623/C360/C24/C281 change BOM from CH6102K9A01 to CH61001ME96 for cost down</p> <p>Page4 : CPU CAP C35 BOM change for cost down from CH733LM8812 to CH733RM8858</p> <p>Page9/17 : C293/C254/C283/C102 cost down from CH5472M9901 to CH5471M9907</p> <p>Page19 : C27 change BOM/Footprint from CH61004M398 to CH61004M291 for cost down</p> <p>Page16 : Add FM_Detect pin to GPIO12</p> <p>Page3 : Del C50,Add R115/R116 for shut down circuit</p> <p>Page16 : Add FM_Detect pin to GPIO12</p> <p>Page20 : HOLE11/HOLE28 modify Footprint for ME issue</p> <p>Page29 : Del R528 for no space adjust modem trace</p> <p>Page32 : Del JP1/JP2</p> <p>Page19 : Reserve R473/R474 200K for LED drive IC</p> <p>Page33 : Add PR155 for VRON stable</p> <p>Page31 : MTEMP add PD13/PR156</p> <p>Page21 : CN23(HDMI) Connect chge Footprint and library pin define for correct library from HDMI-C12815-119A5-L-19P-V to HDMI-C12815-119A5-L-19P-V-TE1</p> <p>Page26 : CNe apply pin 31 and pin32, modify new footprint : BL121-32P-L-TE1</p> <p>Page29 : Change C224, C226, C227 and C228 to 'ESD PROTECT'(ESD4, ESD5, E5D6 and ESD7 : DIODE SMD V-PORT-0603-220K-V05)</p> <p>Page20 : C650 change to 1000P from EMI request</p> <p>Page28 : Apply isolate TP_LED_ON from EC to Mainstream TP</p> <p>Page20 : C641 - C649 apply to CC0402 = CH4104K9B03</p> <p>Page31-38 : Update power circuit to TE1_965PM_B2A-1030-1030</p> <p>Page20 : LT_L3 change to CX8LL470000 from EMI suggestion</p> <p>Page20 : Modify Hole26, NC GND net for layout issue</p> <p>Page21 : IHM@1000p/16V_4 change to IHM@1000p/50V_4</p> <p>Page25 : C468 change Value from 0.01u/25V_4 to 0.01u/16V_4</p> <p>Page25 : CN27 change to DFHD52MS146</p> <p>Page19, 29 : INT_MIC change PN to DFHD02MR003</p> <p>Page29 : CN39 change to DFHD04MR012</p> <p>Page26 : CN13 change to DFFC12FR006</p> <p>Page14 : CN28 change to DFWF02MS000</p> <p>Page29 : R351, R354 change footprint to RC0603</p> <p>Page26 : modify Low cost MMB pin define, CN3 pin2 change to MX5</p> <p>Page28 : apply R486, R485 and R477 PU for Battery LED issue follow BL5</p> <p>Page15 : Del T73, T71 for layout isse (use via to measure)</p> <p>Page20 : del Hole10 and Hole 27 GND pin (layout issue)</p> <p>Page30 : Stuff R357 and R369, reserve C343 U24 R367 Q24 for VR smooth modify</p> <p>Page21 : R144 Value add /F</p>		
		B2B		<p>Page21 : Q7/Q8 Value add CEC@ for BOM option</p> <p>Page21 : F3 Value add IEHM@ for BOM option</p> <p>Page4 : C40/C41 stuff for power measurement issue</p> <p>Page28/31 : PR29 NC / R54 stuff 100K/F for S.Y request</p> <p>Page30 : R516/R543 stuff 1K / R354/R351 stuff 10u/10V_6</p> <p>Page30 : VR1 change P/N from CK0000R2004 to CK0000R2005</p> <p>Page15 : R569 Value add EV@ for BOM option</p> <p>Page14 : R300/R330/R561/R562 Value add IHM for BOM option</p> <p>Page19 : C13 change to 33n / R14 change to 499F, and reserve R473 and R474</p> <p>Page : C289, C540, C606, R351, R354 change to CH6101M9905 for Buyer issue</p> <p>Page16 : Stuff R248 and change 0.4, and Stuff C242 change to 10p_4 for CLKUSB_48 EA fail issue</p> <p>Page30 : CN20 change PN to DFHS12F5000 with SUY forbidden issue</p> <p>Page28 : Add R385 and NC R56 for Boardcom BT issue</p>	
			C2A		<p>Page04 : C40 change Value to PC146, C41 change to PC147</p> <p>Page30 : R354 change Value to C651, R351 change to C652</p> <p>Page31 : Mirror CN21 Pin define</p> <p>Page25 : CN35 change footprint:MIPCI-88958-5204M-52P-H</p> <p>Page28 : C379 and C401 change PN to CH6102K9A19 with BOI issue</p> <p>Page25 : CN35 change to DIP type (footprint:MIPCI-88958-5204M-52P-V), Part Number (DFHS52FR013)</p> <p>Page24 : CN37 change footprint to (4IN1-CM4R-118-43P-LV), Part Number (DFHD42MS005)</p>



Quanta Computer Inc.
PROJECT : TE1

Model	REV	DATE	CHANGE LIST	NOTE
TE1	D3A		<p>Page19 : modify MR seneor with BLON circuit to solve flashing issue when system shut-down</p> <p>Page30 : Change C24 to U43 to solve VR not smooth</p> <p>Page31,32 : Change Charger circuit to use ACOK to inform EC</p> <p>Page29 : NC D44 to solve switch mute to un-mute, sound will delay about 2seconds</p> <p>Page24 : Apply R351, R354, R367, R487 and R488 for EMI request</p> <p>Page20 : EMI suggest used LL680 + 4.7 pf x6 cap to avoide CRT issue</p> <p>Page19 : Apply U44 circuit for LED panel black light issue</p> <p>Page27 : Change LED1 and LED2 to new part</p> <p>Page3.5 : Apply L54 near CPU side and C666 near NB side for ESD issue</p> <p>Page36 : Reserve SUSON PD resistor</p> <p>Page28 : Apply R489 reserve for TP_LED_ON enable(Low Cost ID)</p> <p>Page03 : NC C71 for Fansing speed issue follow BL55</p> <p>Page-- : Logo LED, function board conn and Board ID Value apply function option</p> <p>Page21 : HDMI conn change footprint to HDMI-C12815-119A5-L-19P-V-BU2</p> <p>Page25 : Led board conn change PN and Footprint : DFFC12FR285</p> <p>Page25 : Function board conn (mainstream and lowcost) change PN</p> <p>Page20 : Hole26 change footprint to h-te327x313cc295d982-7</p> <p>Page22 : SATA conn change Footprint to SATA-070620-QU001-22P-R-TE1</p> <p>Page-- : DDR socket CN24 change PN to DGMK0000040</p> <p>WLAN minicard conn change PN to DFHS52FR016</p> <p>Battery conn change PN to DFHD14MS014</p> <p>ODD conn change PN to DFHS50FR034</p> <p>1394 conn change PN to DFHS04FR109</p> <p>Kill switch change PN to DHLLS512P02</p> <p>FP board conn change PN to DFHD04MRA75</p> <p>BT conn change PN to DFHD10MR008</p> <p>CN3 change PN and Footprint is BL136-10R-10P-L</p> <p>CN2 change PN and Footprint is BL136-06R-6P-R</p> <p>Page-- : R275, C307, C308, R326, R293, R248 change Footprint to -C (circle pad)</p> <p>Page30 : Reserve R490 near VR for ESD protect</p> <p>Page28 : Reserve C33 near CIR for ESD protect</p> <p>Page30 : Reserve C656, C657 for audio noise debug</p> <p>Page21 : NC R136 and C131 to solve HDMI I-diagram fail</p> <p>Page30 : Stuff AMP1412 circuit for audio noise test.</p> <p>Page30 : Change L52, L47 to BK1608LL121 and C578 and C601 to 0.1uF to test 3G/GPRS ExpressCard noise in HP.</p> <p>Page29-30 : C599, C598, C569, C568 apply to CH41002KB93, And L45, L46 change to CX8LL121002 for INT MIC recording noise.</p> <p>Page30 : NC R516 and R543 to meet HP Jack signal measure and HP plug- unplug haven't happen bobo-sound too.</p> <p>Page30 : Change C578 and C691 for 0.1u to 0.22u to enhance avoid 3G noise and meet HP Jack signal measure</p> <p>Page25 : Mini card 版本 : M68-MB11</p>	

Model	REV	DATE	CHANGE LIST	NOTE
TE1	D3A		<p>Inner Document</p> <p>Change C221 to CH01506JBD9, and NC R248, C242 for CLKUSB48 measure pass</p> <p>Add R353 to CS00002JB38 for ESD request</p> <p>Change CN4 PN to DFFC04FR213</p> <p>Add R459 and R471 to CS00002JB38 for EV request</p> <p>Remove Felica function at EV sku</p> <p>Remove MAIN@ parts at Low Cost ID Q26,Q27,R374 and R375</p> <p>Add R542 and R490 for ESD request</p> <p>Change R516, R543, C578 and C601 to CH41002KB93</p>	
	E3A	20080116	<p>Page21 : Change HDMI connector footprint to B test (HDMI-C12815-119A5-L-19P-V-TE1)</p> <p>Page26 : Change CN6 to BL134-32RL-TA1G-32P-L</p> <p>Page20 : Hole26 apply AGND pin for ESD</p> <p>Page30 : HP jack pin9,10 apply GND for ESD</p> <p>Page19,31 : Power modify for LED panel</p> <p>Page26 : Apply CN40 for TP connector 2nd source(ACS)</p> <p>Page21 : Change U9 PN to ARBL5M/0000</p> <p>Page24 : PD_XD_WPO#_C with R491(reserve) for XD measure</p> <p>Page26 : Change the footprint of DFFC34FR003 from 88171-340L-34P-L to 91504-340N-34P-L</p> <p>Page20 : Change L1, L2 and L3 to CX8LL470000, Change C1, C2, C4, C5, C6 and C8 to CH-686T0B07 for EA CRT measure pass</p> <p>Page16 : Change R345 Value to WOHM@10K_4 and Change R548 to WOGS@10K_4</p> <p>Page26 : Apply FA@ at Felica function Parts Value</p> <p>Page27 : Apply MAIN@ at Q26,Q27,R374 and R375</p> <p>Page30 : R516 change to C659, R543 change to C658</p> <p>Page31 : Apply varistor PD11 and PD12 to BCD A204U209 for ESD request</p> <p>Page30 : Apply ESD8, ESD9(BC03220KZ19) and C660 in HP JP for ESD solution.</p> <p>Page27 : Change R374 and R375 from 390ohm to 150ohm base on ME request for LED light not enough</p> <p>Page27 : Modify New card footprint to NCARD-13180151-U-26P-L-TE1</p> <p>Page26 : NC CN13 pin3 to follow LED board</p> <p>Page31 : PL6 change PN to CDRH104R-TE1</p> <p>Page19 : Apply PN in R10 to CS33742FB17</p> <p>Page14 : Modify RTC circuit to follow BL5S</p> <p>Page30 : Remove 1412 Amp circuit</p> <p>Page29 : Modify speaker gain to 9.7dB, R334 and R348 change to CS31053F909, R572 and R576 change to CS31603F916</p> <p>Page27 : Change new card power switch to TI (AL062231000)</p> <p>Page24 : NC C542 for customer request. O2 spec can't oevr 10p</p>	
	E3A-01	20080125	<p>BOM release</p> <p>E3A-01</p> <p>Page30 : Change C651 and C652 to 0_6</p> <p>Page24 : Change R488 to 33_4</p> <p>Page32 : Change PR76 to 10K/F and stuff PR77 to 64.9K/F</p> <p>Page24 : Change VR1 PN to CK0000RZ006</p> <p>E3B</p> <p>Page14 : remove T50</p> <p>Page19 : apply R14 Value to LED@</p> <p>Page25 : remove R312, R301 and R327</p> <p>Page21 : CN23 apply IEHM@ in Value</p> <p>Page31 : PC25 change to CY060320901 for ESD</p> <p>Page27 : NC C264 and R253 from CS32872FB11 change to CS00002JB38</p> <p>F3A</p> <p>Page7 : EC Pin 27 connect to DISPON</p> <p>Page22 : Q38 pin2 change to +3V_S5</p> <p>Page19 : Change CN4 to DFFC04FR012</p>	